



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
09/845,455	04/30/2001	Kenneth James Kotlowski	P04920	3016		
34456 75	90 03/08/2004	EXAMINER				
TOLER & LARSON & ABEL L.L.P. 5000 PLAZA ON THE LAKE STE 265			LEFKOWITZ, SUMATI			
AUSTIN, TX			ART UNIT	PAPER NUMBER		
,			2112			
			DATE MAILED: 03/08/2004	1		

Please find below and/or attached an Office communication concerning this application or proceeding.



	•					O_{Λ}
			Application No.		Applicant(s)	-
			09/845,455	455 KOTLOWSKI ET AL.		
Office Action Sumr		nary	Examiner		Art Unit	
			Sumati Lefkowit	z	2112	
Period fo	The MAILING DATE of this	communication app	ears on the cove	sheet with the c	orrespondence addre	ss
A SH THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY P MAILING DATE OF THIS O nsions of time may be available under to SIX (6) MONTHS from the mailing date period for reply specified above is less of period for reply is specified above, the ure to reply within the set or extended per reply received by the Office later than the depatent term adjustment. See 37 CF	OMMUNICATION. the provisions of 37 CFR 1.1. of this communication. than thirty (30) days, a reply maximum statutory period veriod for reply will, by statute three months after the mailing	36(a). In no event, howen within the statutory mir will apply and will expire, cause the application to	ever, may a reply be tim imum of thirty (30) day SIX (6) MONTHS from b become ABANDONE	nely filed s will be considered timely. the mailing date of this comm D (35 U.S.C. § 133).	unication.
Status						
'	Responsive to communica This action is FINAL .	· · ·	e <i>bruary 2004</i> . action is non-fina	al.		
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-23 is/are pendir 4a) Of the above claim(s) is/are allow Claim(s) 1-23 is/are rejecte Claim(s) is/are obje Claim(s) are subjec	is/are withdraw wed. ed. cted to.	wn from consider			
Applicat	ion Papers					
10)	The specification is objecte The drawing(s) filed on Applicant may not request tha Replacement drawing sheet(s) The oath or declaration is o	is/are: a) ☐ acc at any objection to the b) including the correct	epted or b) obj drawing(s) be held ion is required if th	in abeyance. See e drawing(s) is ob	e 37 CFR 1.85(a). lected to. See 37 CFR	• •
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of All b) Some * c) N 1. Certified copies of the Certified copies of the Cop	lone of: te priority documents te priority documents td copies of the prior International Bureau	s have been rece s have been rece rity documents ha u (PCT Rule 17.2	ived. ived in Applicati ave been receive (a)).	on No ed in this National Sta	nge
2) Notic 3) Infon	et(s) te of References Cited (PTO-892) te of Draftsperson's Patent Drawin mation Disclosure Statement(s) (Per No(s)/Mail Date		5) 🔲	Interview Summary Paper No(s)/Mail Da Notice of Informal P Other:		2)

Application/Control Number: 09/845,455

Art Unit: 2112

DETAILED ACTION

1. Claims 1-23 are pending.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-3, 9-11, 17, and 18 are rejected under 35 U.S.C. 102(b) as being anticipated by Ross et al., 5,909,594 (hereinafter Ross).

As to claims 1-3, 9-11, 17, and 18, Ross discloses a bus interface unit (note Figure 8, element 201, Figure 9, element 303) for transferring data between a plurality of bus devices (note Figure 8, devices 202-209, Figure 9, devices 301, 302), the bus interface unit comprising a first bus device interface (note Figure 9, link controller 304, wherein each link controller has a source link controller and a destination link controller as shown in Figure 10) comprising a first incoming request bus (note Figure 10, within link controller 304: port_req portion of switch 409 leading out of source link controller 401) for receiving request packets from a first one of the plurality of bus devices, a first outgoing request bus (note Figure 10, within link controller 304: port_req portion of switch 409 leading into destination link controller 402) for transmitting request packets to the first bus device, a first incoming data bus (note Figure 10, within link controller 304: bus leading through input packet buffer 406) for receiving data packets from the

Art Unit: 2112

first bus device, a first outgoing data bus (note Figure 10, within link controller 304; bus leading to LLP send module 411) for transmitting data packets to the first bus device, a second bus device interface (note Figure 9, link controller 309) comprising a second incoming request bus (note Figure 10, within link controller 309; port req portion of switch 409 leading out of source link controller 401) for receiving request packets from a second one of the plurality of bus devices, a second outgoing request bus (note Figure 10, within link controller 309: port req portion of switch 409 leading into destination link controller 402) for transmitting request packets to the second bus device, a second incoming data bus (note Figure 10, within link controller 309: bus leading through input packet buffer 406) for receiving data packets from the second bus device, and a second outgoing data bus (note Figure 10, within link controller 309: bus leading to LLP send module 411) for transmitting data packets to the second bus device, and an arbitration circuit (note Figure 10, elements 410, 407) capable of determining a first priority level associated with a first request packet received from the first bus device and capable of determining a second priority level associated with a second request packet received from the second bus device, wherein the arbitration circuit compares the first priority level with the second priority level to determine which of the first and second priority levels is higher, wherein the arbitration circuit, in response to a determination that the first priority level is higher than the second priority level, causes the bus interface unit to process the first request packet prior to processing the second request packet (note column 14, line 41 – column 16, line 56), further discloses an integrated data circuit comprising N bus devices (note Figure 8, devices 202-209, Figure 9, devices 301, 302) capable of transferring data with one another, a bus interface unit (note Figure 8, element 201, Figure 9, element 303) for transferring data between the N bus

Page 3

Application/Control Number: 09/845,455 Page 4

Art Unit: 2112

devices, the bus interface unit comprising N bus interfaces (note Figure 9, link controllers 304, 309, i.e., one for each device coupled to the bus interface unit 303), each of the N bus interfaces comprising an incoming request bus (note Figure 10, port_req portion of switch 409 leading out of source link controller 401) for receiving request packets from one of the N bus devices, an outgoing request bus (note Figure 10, port_req portion of switch 409 leading into destination link controller 402) for transmitting request packets to the one of the N bus devices, an incoming data bus (note Figure 10, bus leading through input packet buffer 406) for receiving data packets from the one of the N bus devices, and an outgoing data bus (note Figure 10, bus leading to LLP send module 411) for transmitting data packets to the one of the N bus devices, and an arbitration circuit (note Figure 10, elements 410, 407) capable of determining a first priority level associated with a first request packet received from a first bus device and capable of determining a second priority level associated with a second request packet received from a second bus device (note column 14, line 41 – column 16, line 56).

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any

evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

5. Claims 4, 12, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ross et al., 5,909,594 (hereinafter Ross) in view of Simpson et al., 6,185,629 (hereinafter Simpson).

As to claims 4, 12, and 19, Ross fails to disclose that the arbitration circuit, in response to a determination that the first priority level is equal to the second priority level, causes the bus interface unit to process the first and second request packets on a rotating turn basis.

Simpson discloses that an arbitration circuit, in response to a determination that a first priority level is equal to a second priority level, grants the first and second request packets on a rotating turn basis (note column 23, lines 34-43 and column 25, lines 17-27).

It would have been obvious to one of ordinary skill in the art at the time of the invention to employ the use of a rotating arbitration scheme if requests are of equal priority, as Simpson teaches, in the system of Ross, so as to insure that no request packets are starved of service, thereby promoting a fair arbitration scheme.

6. Claims 5-8, 13-16, and 20-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ross et al., 5,909,594 (hereinafter Ross) in view of Azevedo et al., 4,969,120 (hereinafter Azevedo).

As to claims 5-8, 13-16, and 20-23, Ross fails to disclose the arbitration circuit comprising a time slice timer capable of producing a current time slice value, wherein the arbitration circuit is capable of determining a fixed time slice range associated with the first bus device and comparing the fixed time slice range with the current time slice value, wherein the arbitration circuit, in response to a determination that the current time slice value is within the fixed time slice range, causes the bus interface unit to process the first request packet prior to processing the second request packet or wherein the arbitration circuit, in response to a determination that the current time slice is within the fixed time slice range, causes the bus interface unit to process the first request packet prior to processing any pending request packet received by the bus interface unit.

Azevedo discloses an arbitration circuit comprising a time slice timer (i.e., counter 25) capable of producing a current time slice value, wherein the arbitration circuit is capable of determining a fixed time slice range associated with a first bus device and comparing the fixed time slice range with the current time slice value, wherein the arbitration circuit, in response to a determination that the current time slice value is within the fixed time slice range, causes servicing of a first request prior to servicing of a second request, wherein the arbitration circuit, in response to a determination that the current time slice is within the fixed time slice range, causes servicing of the first request prior to servicing any pending request received (note column 2, lines 3-20 and column 3, line 16 – column 4, line 40).

It would have been obvious to one of ordinary skill in the art at the time of the invention to employ the use of time slotted arbitration, as Azevedo teaches, in the system of Ross so as to

insure that certain high priority devices are fairly guaranteed resource access over non-high priority devices.

Response to Arguments

Applicant's arguments filed 2/20/04 have been fully considered but they are not persuasive for the following reasons:

The arbitration circuit element of claim 1 includes a limitation for determining priority level associated with request packets received from two separate and distinct devices, e.g. the first bus device and the second bus device, whereas Ross teaches handling packet transfers on the link port between a device and the packet router switch. Ross teaches a link controller being dedicated to one and only one device. The request manager 407 and connection arbiter 410 can only receive packet communication from one, and only one device, not two independent devices.

Ross teaches at column 16, lines 4-36 that the connection arbiter 410 is responsible for selecting from among all the source link controllers, each of which is associated with a different source device, requesting to establish a connection to its destination port. Therefore, connection arbiter 410 of the destination link controller associated with the destination port to which a source requests access does arbitrate among all requests from different sources for access to the destination port and therefore does determine a priority level associated with request packets from at least two separate and distinct devices.

Conclusion

Application/Control Number: 09/845,455

Art Unit: 2112

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Page 8

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sumati Lefkowitz whose telephone number is 703-308-7790. The examiner can normally be reached on Monday-Friday from 6:00-2:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached at 703-305-48154815.

The fax phone numbers for the organization where this application or proceeding is assigned are:

703-746-7238	for After-Final communications
703-872-9306	for Official communications
703-746-5661	for Non-Official/Draft communications

Art Unit: 2112

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

Sumati Lefkowitz Primary Examiner

Art Unit 2112

s

March 5, 2004